Skip to main content

Verilog Setup and Simulation


VHDPlus IDE0.9+Instructions

Video Tutorial

Written tutorial


  1. (Optional) Open Extras > Package manager and install the Verilog Language Support
  2. (Optional) Open Extras > Settings > Editor and select what support you want to use

You can click on File > Import Quartus Project to import an existing Verilog project

Create a Verilog project

  1. Create a new project and select Verilog Project with Simulation. An example for a blinking LED will be created.
reg [23:0] counter = 0;

always @ (posedge clk)
counter <= counter + 1'b1;

assign led = counter[19];
  1. A testbench file will be created where the clock signal is simulated. An instance of the blink code is created and simulated.
Blink UUT (.clk(clk), .led(led));

#41.666 clk = !clk;

Here you can find more information on creating testbenches for you Verilog code

Start the simulation

  1. Do a right click on the testbench file and select Simulate with Modelsim
  2. Check for errors in the output window
  3. After Modelsim is open, right click the signal to simulate and click on Add to Wave. Or you can just drag an drop the signals.
  4. Select the Run Length and run the simulation with the buttons on top
  5. You can zoom out and see the simulated behavior

Done ✔ Need help?

If everything worked as planned, the LED of your FPGA should blink every second.
If anything went wrong, feel free to ask for help. For the fastest response, join us on Discord.